



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	F	ILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
09/845,693		04/30/2001	Erik R. Altman	Y0R9-2000-0844 US 2678 (8728-4		
46069	7590	02/22/2006		EXAMINER		
F. CHAU & ASSOCIATES, LLC 130 WOODBURY ROAD				HUISMAN, DAVID J		
WOODBURY, NY 11797				ART UNIT PAPER NUMBER		
	-			2183		

DATE MAILED: 02/22/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No.	Applicant(s)					
	Office Action Summer:	09/845,693	ALTMAN ET AL.					
	Office Action Summary	Examiner	Art Unit	· · · · · · · · · · · · · · · · · · ·				
		David J. Huisman	2183					
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply								
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication. - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).								
Status								
1) 🖂	Responsive to communication(s) filed on 26 Oc	ctober 2005.						
		action is non-final.						
	,_							
-,	closed in accordance with the practice under E							
Dispositi	ion of Claims							
4)🖂	Claim(s) <u>1-3,5-13 and 15-21</u> is/are pending in t	he application.						
	4a) Of the above claim(s) is/are withdrawn from consideration.							
	Claim(s) is/are allowed.							
· · · · · · · · · · · · · · · · · · ·	Claim(s) <u>1-3,5-13 and 15-21</u> is/are rejected.							
	Claim(s) is/are objected to.							
		oleonom requirement.						
Applicati	on Papers							
9)⊠ The specification is objected to by the Examiner.								
10)⊠	10)⊠ The drawing(s) filed on <u>30 April 2001</u> is/are: a)⊠ accepted or b)⊡ objected to by the Examiner.							
	Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).							
	Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).							
11)	11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.							
Priority ι	ınder 35 U.S.C. § 119							
 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No. 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 								
Attachmen		_						
	e of References Cited (PTO-892) e of Draftsperson's Patent Drawing Review (PTO-948)	4)						
3) 🔲 Inforr	nation Disclosure Statement(s) (PTO-1449 or PTO/SB/08) r No(s)/Mail Date		atent Application (PTO-152)					

DETAILED ACTION

1. Claims 1-3, 5-13, and 15-21 have been examined.

Papers Submitted

2. It is hereby acknowledged that the following papers have been received and placed of record in the file: Notice of Appeal as received on 8/24/2005 and Appeal Brief as filed on 10/26/2005.

Specification

3. The title of the invention is not descriptive. A new title is required that is clearly indicative of the invention to which the claims are directed. As will be described below, there is not necessarily a difference between instructions and compiler decoded instructions.

Claim Objections

4. Claim 1 is objected to because of the following informalities: Replace the phrase "wherein the first instruction form are decoded by a decoder in an execution pipeline and the second instruction form are predecoded by a compiler" with -- wherein the plurality of instructions of the first instruction form are decoded by a decoder in an execution pipeline and the plurality of instructions of the second instruction form are predecoded by a compiler--. The examiner requests that this change be made because it is not exactly clear how forms themselves are decoded/predecoded but it is clear how instructions of forms are decoded/predecoded.

Appropriate correction is required.

Application/Control Number: 09/845,693

Art Unit: 2183

Claim Rejections - 35 USC § 103

Page 3

5. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

- (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 6. Claims 1-11, 13, and 15-21 are rejected under 35 U.S.C. 103(a) as being unpatentable over Lavi et al., U.S. Patent No. 6,453,407 (as applied in the previous Office Action and herein referred to as Lavi), in view of Ito et al., U.S. Patent No. 5,742,782 (herein referred to as Ito).
- Referring to claim 1, Lavi has taught a method for processing a first instruction form and a second instruction form of an instruction set in a processor comprising the steps of:

 a) providing a program of instructions comprising a plurality of instructions of the first instruction form and a plurality of instructions of the second instruction form, wherein the first instruction form are decoded by a decoder in an execution pipeline and the second instruction form are predecoded by a compiler. See the abstract and Fig.3 and Fig.6, for instance. The first form instructions come from program memory and are decoded by decoder 40. The second form instruction are stored in predecoded form in CLIW array 70 by a compiler.
- b) storing the plurality of instructions of the second form in a plurality of buffers proximate to a plurality of execution units. See Fig.3, component 70, and Fig.4, and note that predecoded instructions are stored in a plurality of buffers which are collectively referred to as a CLIW array.

- c) executing at least one instruction of the first instruction form in response to a first counter. First form instructions are fetched from program memory based on a program counter (PC), which is inherently present. The PC is used to hold the current location from which to fetch an instruction. And, consequently, the next instruction address can also be determined from it. d) executing at least one instruction of the second instruction form in response to at least a second counter, wherein the second counter is invoked by a branch instruction of the first instruction form. When a branch instruction of the first form is decoded, there will be a pointer to a location in the CLIW array (see Fig. 6). Hence this address that the decode outputs is a second program counter (recall that a PC is simply a register for holding the current instruction address).
- e) Lavi has not explicitly taught that the step of executing at least one instruction of the second instruction form further comprises the steps of de-gating a plurality of execution queues storing the plurality of instructions of the first instruction form and pausing a fetching of the first instruction form from a memory. However, Ito has taught that an instruction decoder includes an instruction buffer (execution queue) for queuing instructions until they are dispatched. See Fig. 2, component 31. In Ito, instructions will wait in the buffer until a plurality of gates (making up the rest of the logic in the decode in Ito) send an issue signal on line 133 which activates the dispatcher 36. Buffers/queues are useful for holding instructions until the conditions are such that the instruction can continue to progress through the pipeline. As a result, it would have been obvious to one of ordinary skill in the art at the time of the invention to modify Lavi to include an execution queue to store instructions of the first form. Now, looking at the abstract of Lavi, it is disclosed that an instruction of the first form is replaced by at least one predecoded instruction.

Therefore, instead of the system issuing the instruction of the first form, at least one instruction of the second form is issued. In order to not issue this instruction of the first form, the gates of Ito would need to be controlled such that the instruction would be maintained in the execution queue. So, with the combination of Lavi and Ito, when a CLIW instruction (second form) is to issue, the first form instruction will be paused from issuing by having gates control the execution queue in which the instruction is stored. When a CLIW instruction is not to issue, then the first form instruction will be dispatched from the queue normally.

- 8. Referring to claim 2, Lavi in view of Ito has taught a method as described in claim 1. Lavi has further taught that instructions of the first form and instructions of the second form are generated by a compiler and that instructions of the second form are statically loaded into the plurality of buffers as control signals ready for execution. See the abstract and Fig.3.
- 9. Referring to claim 3, Lavi in view of Ito has taught a method as described in claim 2. Furthermore, although not explicitly stated, it is possible in Lavi that instructions of the second form are more frequently executed that instructions of the first form. Fort instance, looking at Fig. 6, the program could easily contain more reference instructions than regular instructions, which would cause more frequent execution of second form instructions. Fig. 8 shows an example of this. Also, according to the abstract, the more that second form instructions are executed, the more power that is saved because less decoding is performed. Therefore, it would be obvious to gear programs towards executing second form instructions.
- 10. Referring to claim 5, Lavi in view of Ito has taught a method as described in claim 1.

 Lavi has further taught that the step of executing at least one instruction of the second instruction form further comprises the steps of fetching at least one instruction of the second instruction

form from a buffer of the plurality of buffers and sequencing the at least one instruction of the second instruction form to the execution units. See Fig.3 and Fig.6.

- 11. Referring to claim 6, Lavi in view of Ito has taught a method as described in claim 1.

 Lavi has further taught that the second instruction form is a logical subset of the first instruction form. See Fig.6, and note that only some of the second form instructions correspond to first form instructions.
- Referring to claim 7, Lavi in view of Ito has taught a method as described in claim 1.

 Lavi has further taught that the step of executing at least one instruction of the first instruction form further comprises the steps of fetching an instruction of the first form from a memory, decoding the instruction, and issuing the decoded instruction to at least one execution unit. Se Fig.3 and note first form instructions are fetched from program memory, decoded, and then passed to computation units.
- 13. Referring to claim 8, Lavi in view of Ito has taught a method as described in claim 1.

 Lavi has not explicitly taught that a return to fetching of the first instruction form is signaled by a switch bit in a buffer of a branch unit storing instructions of the second instruction form.

 However, it should be realized that if an instruction in the CLIW array is a branch and the system branches to an address of an instruction that is not in the CLIW array, then the first form instruction will be fetched and executed. The branch instruction comprises a sequence of opcode bits, and all of the opcode bits define the branch instruction. Any one of these opcode bits may be considered the switch bit because it plays a part in causing the branch to occur.
- 14. Referring to claim 9, Lavi in view of Ito has taught a method as described in claim 1.

 Lavi has not explicitly taught that a return to fetching of the first instruction form is signaled by a

return instruction of the second instruction form stored in a buffer of a branch unit. However, it should be realized that if an instruction in the CLIW array is a branch and the system branches to an address of an instruction that is not in the CLIW array, then the first form instruction will be fetched and executed. This is equivalent to a return instruction, and Lavi has not ruled out that CLIW instructions can be branches/returns.

- Referring to claim 10, Lavi in view of Ito has taught a method as described in claim 1.

 Lavi has further taught that each execution unit is associated with a different buffer of the plurality of buffers. It should be realized that each buffer holds a different type of instruction. That instruction will correspond to a particular unit (and consequently, that buffer will correspond to that particular unit). For instance, if a buffer is folding a floating-point arithmetic instruction, the buffer will correspond to the floating-point arithmetic unit and not to the integer unit or branch unit.
- 16. Referring to claim 11, Lavi has taught a processor for processing a program of instructions comprising instructions of a first instruction form and a second instruction form comprising:
- a) a plurality of execution units for receiving instructions. See Fig.3, component 60 (note the multiple computation units).
- b) a branch unit (see column 3, lines 29-34, and note that branches may be executed, and consequently, a branch unit exists) connected to an instruction fetch unit (see Fig.3, component 22, for instance) for the first instruction form and a sequencer (see column 10, lines 1-7) for the second instruction form.

Art Omt. 2165

- c) a decode unit for decoding instructions of the first instruction form into control signals for the execution units. See Fig.3, component 40.
- d) a plurality of buffers, proximate to the execution units, for storing predecoded instructions of the second instruction form. See Fig.3, component 70, and Fig.4, and note that predecoded instructions are stored in a plurality of buffers which are collectively referred to as a CLIW array.
- e) Lavi has not explicitly taught wherein the sequencer controls a plurality of gates connected between a plurality of execution queues for storing decoded instructions of the first instruction form and the plurality of execution units. However, Ito has taught that an instruction decoder includes an instruction buffer (execution queue) for queuing instructions until they are dispatched. See Fig.2, component 31. In Ito, instructions will wait in the buffer until a plurality of gates (making up the rest of the logic in the decode in Ito) send an issue signal on line 133 which activates the dispatcher 36. Buffers/queues are useful for holding instructions until the conditions are such that the instruction can continue to progress through the pipeline. As a result, it would have been obvious to one of ordinary skill in the art at the time of the invention to modify Lavi to include an execution queue to store instructions of the first form. Now, looking at the abstract of Lavi, it is disclosed that an instruction of the first form is replaced by at least one predecoded instruction. Therefore, instead of the system issuing the instruction of the first form, at least one instruction of the second form is issued. In order to not issue this instruction of the first form, the gates of Ito would need to be controlled such that the instruction would be maintained in the execution queue. So, with the combination of Lavi and Ito, when a CLIW instruction (second form) is to issue, the first form instruction will be prevented from

issuing by having gates control the execution queue in which the instruction is stored. When a CLIW instruction is not to issue, then the first form instruction will be dispatched from the queue normally.

- 17. Referring to claim 13, Lavi in view of Ito has taught a processor as described in claim 11. Lavi has further taught that the sequencer, engaged by the branch unit, addresses the predecoded instructions of the second instruction form stored in the buffers and sequences predecoded instructions of the second instruction form to the execution units. See Fig.6, for instance, and note that a first form instruction acts as a branch (i.e., when encountered, it tells the system to branch to an address in the CLIW array). Then the fetching begins from that part of the array.
- 18. Referring to claim 15, Lavi in view of Ito has taught a processor as described in claim 11. Lavi has further explicitly taught that each execution unit is associated with a different buffer of the plurality of buffers. It should be realized that each buffer holds a different type of instruction. That instruction will correspond to a particular unit (and consequently, that buffer will correspond to that particular unit). For instance, if a buffer is folding a floating-point arithmetic instruction, the buffer will correspond to the floating-point arithmetic unit and not to the integer unit or branch unit.
- 19. Referring to claim 16, Lavi in view of Ito has taught a processor as described in claim 11. Lavi has further taught that the branch unit switches the processor from the first instruction form to the second instruction form in response to a branch instruction of the first instruction form.

 Again, looking at Fig.6, it can be seen that a first form instruction acts as a branch (i.e., when encountered, it tells the system to branch to an address in the CLIW array). Then the fetching begins from that part of the array.

Application/Control Number: 09/845,693

Art Unit: 2183

20.

at Cinc. 2703

While Lavi has not explicitly taught that the branch unit switches the processor from the second

Referring to claim 17, Lavi in view of Ito has taught a processor as described in claim 11.

Page 10

instruction form to the first instruction form in response to a branch instruction of the second

instruction form, it should be realized that if an instruction in the CLIW array is a branch and the

system branches to an address of an instruction that is not in the CLIW array, then the first form

instruction will be fetched and executed.

21. Referring to claim 18, Lavi in view of Ito has taught a processor as described in claim 11.

Lavi has not explicitly taught a switch bit in a buffer of the plurality of buffers connected to the

branch unit signals the sequencer to stop fetching from the buffers and enables instruction

fetching from a memory storing instructions of the first instruction form. However, it should be

realized that if an instruction in the CLIW array is a branch and the system branches to an

address of an instruction that is not in the CLIW array, then the first form instruction will be

fetched and executed. The branch instruction comprises a sequence of opcode bits, and all of the

opcode bits define the branch instruction. Any one of these opcode bits may be considered the

switch bit because it plays a part in causing the branch to occur.

22. Referring to claim 19, Lavi in view of Ito has taught a processor as described in claim 11.

While Lavi has not explicitly taught that an execution bandwidth of the execution units is larger

than a fetch/issue bandwidth of the first form, looking at Fig.3, it can be seen that there are at

least 4 execution units for executing up to 4 instructions per cycle. Official Notice is taken that

dependency hazards and stalling in response to those hazards is well known in the art. In a

pipelined processor, it is a common situation that the maximum bandwidth cannot be utilized

because an instruction must be stalled due to some dependency. As a result, due to common

pipeline stalling situations, it would have been obvious for the fetch/issue bandwidth of the first form to be less than the execution bandwidth.

- 23. Referring to claim 20, Lavi in view of Ito has taught a processor as described in claim 11. Lavi has further taught that the second instruction form is be a logical subset of the first instruction form, wherein the predecoded instructions of the second instruction form are statically stored in the plurality of buffers, and wherein the predecoded instructions of the second instruction form are control signals generated by a compiler and are not decoded during a runtime of the program. However, Lavi has taught such a concept. See column 11, lines 25-59, and note that instructions may be predecoded by the compiler and stored in an array of buffers so that runtime decoding for those instructions may be avoided. The second form is also a subset of the first form. See Fig.6, and note that only some of the second form instructions correspond to first form instructions.
- 24. Referring to claim 21, Lavi has taught a processor for processing a first instruction form and a second instruction form of an instruction set comprising:
- a) a plurality of execution units for receiving instructions. See Fig.3, component 60 (note the multiple computation units).
- b) a branch unit connected to an instruction fetch unit for the first instruction form and a sequencer for the second instruction form, wherein the branch unit switches the processor from the first instruction form to the second instruction form in response to a branch instruction of the first instruction form. See Fig.6, for instance, and note that a first form instruction acts as a branch (i.e., when encountered, it tells the system to branch to an address in the CLIW array). Then the fetching begins from that part of the array.

- c) while Lavi has not explicitly taught switching the processor from the second instruction form to the first instruction form in response to a branch instruction of the second instruction form, it should be realized that if an instruction in the CLIW array is a branch and the system branches to an address of an instruction that is not in the CLIW array, then the first form instruction will be fetched and executed.
- c) a decode unit adapted to decode instructions of the first instruction form into control signals for the execution units. See Fig.3, component 40.
- d) an issue unit adapted to sequence decoded instructions of the first instruction form. Fig.3, component 40 shows control signals being sent to the execution units. This is issuing the instruction.
- e) a plurality of buffers, proximate to the execution units, for statically storing predecoded instructions of the second instruction form. See Fig.3, component 70, and Fig.4, and note that predecoded instructions are stored in a plurality of buffers which are collectively referred to as a CLIW array. These instructions are stored statically by a compiler.
- f) each execution unit is connected to a corresponding buffer of the plurality of buffers. It should be realized that each buffer holds a different type of instruction. That instruction will correspond to a particular unit (and consequently, that buffer will correspond to that particular unit). For instance, if a buffer is folding a floating-point arithmetic instruction, the buffer will correspond to the floating-point arithmetic unit and not to the integer unit or branch unit.
- g) Lavi has not taught that the sequencer, engaged by the branch unit, adapted to fetch the predecoded instructions and sequence the predecoded instructions of the second instruction form, wherein the sequencer is connected to a plurality of gates connected between a plurality of

Application/Control Number: 09/845,693

Art Unit: 2183

execution queues adapted to store the decoded instructions of the first instruction form and the plurality of execution units, the sequencer further adapted to control the gates. However, Ito has taught that an instruction decoder includes an instruction buffer (execution queue) for queuing instructions until they are dispatched. See Fig.2, component 31. In Ito, instructions will wait in the buffer until a plurality of gates (making up the rest of the logic in the decode in Ito) send an issue signal on line 133 which activates the dispatcher 36. Buffers/queues are useful for holding instructions until the conditions are such that the instruction can continue to progress through the pipeline. As a result, it would have been obvious to one of ordinary skill in the art at the time of the invention to modify Lavi to include an execution queue to store instructions of the first form. Now, looking at the abstract of Lavi, it is disclosed that an instruction of the first form is replaced by at least one predecoded instruction. Therefore, instead of the system issuing the instruction of the first form, at least one instruction of the second form is issued. In order to not issue this instruction of the first form, the gates of Ito would need to be controlled such that the instruction would be maintained in the execution queue. So, with the combination of Lavi and Ito, when a CLIW instruction (second form) is to issue, the first form instruction will be prevented from issuing by having gates control the execution queue in which the instruction is stored. When a CLIW instruction is not to issue, then the first form instruction will be dispatched from the queue normally.

Page 13

25. Claim 12 is rejected under 35 U.S.C. 103(a) as being unpatentable over Lavi in view of Ito, as applied above, and further in view of Ball and Larus, "Efficient Path Profiling," 1996 (as applied in the previous Office Action and herein referred to as Ball).

26. Referring to claim 12, Lavi in view of Ito has taught a processor as described in claim 11.

a) Lavi in view of Ito has not taught that the instructions of the first form and instructions of the second form are generated based on execution frequency, wherein instructions of the second form are executed more frequently than instructions of the first form. However, Ball has taught that measuring execution frequency is used to guide compilation and optimization. Lavi has stated in the abstract, that storing instructions in the CLIW array prevents decoding of these instructions, which consequently saves power. As a result, it would have been obvious to one of ordinary skill in the art at the time of the invention to modify Lavi to include the compilation techniques of Ball so that Lavi would be able to determine which instructions are most frequently executed. Once that knowledge is known, the most frequently executed instructions would be the ones stored in the CLIW array. This would result in less overall decoding during run-time (since the most frequently executed instructions are already predecoded and stored in the array), thereby saving the most amount of power.

Conclusion

27. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. Applicant is reminded that in amending in response to a rejection of claims, the patentable novelty must be clearly shown in view of the state of the art disclosed by the references cited and the objections made. Applicant must also show how the amendments avoid such references and objections. See 37 CFR § 1.111(c).

Lethin et al., U.S. Patent No. 6,463,582, has taught a dynamic optimizing object code translator for architecture emulation and dynamic optimizing object code translation method.

Ward et al., U.S. Patent No. 5,896,522, has taught selective emulation interpretation using transformed instructions.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to David J. Huisman whose telephone number is (571) 272-4168. The examiner can normally be reached on Monday-Friday (8:00-4:30).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Eddie Chan can be reached on (571) 272-4162. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

DJH David J. Huisman February 10, 1006 EDDIE CHAN
SUPERVISORY PATENT EXAMINER
SUPERVISORY CENTER 2100